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I. INTRODUCTION

B
IAS temperature instability (BTI)-induced pMOS and nMOS degradation is widely regarded as an important reliability concern facing deep submicrometer technology nodes. It results in degraded operating frequencies for data paths and degraded noise margins for memory cells, leading to early wearout.
BTI degradation for pMOS devices due to negative gateto-source voltage stress is known as negative BTI (NBTI), while a similar phenomenon for nMOS devices, due to positive gate-to-source voltage stress, is known as positive BTI (PBTI). BTI aware design steps, ranging from circuit level BTI models to BTI augmented computer-aided design (CAD) tools, have become a necessity. Such tools determine the reliability guard bands on the maximum operating frequencies of data paths and on the noise margins of memory cells [1] . This analysis has become a critical presilicon step. These guard bands are in addition to the large guard bands for process variations. As a result, they limit performance/area optimization. A way to reduce guard bands to some extent is postsilicon tuning of circuits with adaptive control to mitigate the effect of BTI [2] .
If systems requiring high reliability can detect impending failures of Static Random Access Memory (SRAM) cells in the field prior to their occurrence and reconfigure to avoid the use of these cells, prior to the occurrence of failures, long-term fault-free operation can be ensured without guard bands.
The state-of-the-art BTI monitoring schemes focus on the bitcell functionality. An existing approach to monitoring of BTI involves quiescent power supply current (Iddq) based sensing [3] . This approach involves sensing circuitry connected to the sleep transistor.
Besides the fact that this approach cannot detect individual problematic cells, it can create problems with the virtual grounds and is limited by the fact that it cannot monitor the degradation in the memory periphery circuitry. More importantly, this scheme can only measure the accumulated leakage current of the whole array, containing cells with varying amounts of degradation and under the assumption that other wearout mechanisms, such as gate-oxide breakdown (GOBD), are not present. An occurrence of a GOBD event can completely corrupt the test results, as shown in Fig. 1 .
As Fig. 1(a) indicates, in the absence of a GOBD event, an Iddq-based sensing scheme is indeed a good representation of the array NBTI degradation, since there is a high correlation between the device threshold voltages and the accumulated array leakage. However, a GOBD event creates a low impedance path between ground and V dd and becomes the dominant factor affecting array leakage. This leads to a significant reduction in the correlation between the array leakage and device threshold voltages, as shown in Fig. 1(b) .
Other approaches do not just measure the failure rate due to BTI, but aim to reduce it. One approach relies on the recovery property of BTI and introduces circuitry to periodically flip the data in an SRAM cell to reduce its degradation [4] . Another approach to reduce failure rates due to BTI involves the use of error correcting codes (ECCs) [5] , [6] . ECCs store data with additional bits so that if there are single bit errors, these are detected and corrected. However, as memory sizes increase and the probability of failing bits increase, it may still be necessary to reconfigure SRAMs in the field through the use of redundancy. The Appendix illustrates the Our approach is different from the standard method to detect BTI through periodically testing the array to identify the failing bits or through the use of ECCs which identify failing bits. These approaches only detect failures after they have occurred. We propose an on-chip BTI monitoring scheme to detect vulnerable BTI-induced cell failures prior to failure. Moreover, we monitor the degradation of the two pMOS devices and the two nMOS latch devices in each individual cell of an SRAM array without affecting the performances of the cell during normal operation and with little physical overhead.
Our approach aims to be used in product SRAMs in the field to detect problematic cells, and is not limited to the characterization of SRAMs, as in [7] and [8] . Techniques such as [7] and [8] are limited to characterization applications and are impractical for SRAM products due to the incurred overhead. The overhead of our approach is minimal in comparison with techniques to characterize BTI in SRAM arrays. Nevertheless, it can be used to fully characterize SRAM cells embedded in products because normal operation is not affected and the overhead is minimal.
Characterization of an SRAM cell V dd-min (the minimum operating voltage) is a different problem as compared with the characterization of NBTI or PBTI. V dd-min characterization, using approaches such as the one in [7] and [8] , relies on pass/fail signatures and does not provide the specifics of the device/devices of the SRAM cell that cause the failure. Table I together with Fig. 2 shows this point. The device/node labels in Table I are taken from  Fig. 2. An arrow pointing downward indicates a negative trend in the labeled margin, while an upward pointing arrow indicates a positive trend. Even though the sensitivity of the margin with respect to each device varies, a read or a write failure can be caused by a pMOS or an nMOS. The location of the device causing the failure is also a function of the polarity of the read/write operation. In order to characterize BTI, nMOS and pMOS degradation has to be decoupled.
In our approach, vulnerable cells can be removed from the SRAM array and replaced with redundant cells, or, alternatively, an address scrambler [9] can adjust the capacity and active addresses of the SRAM, to avoid all errors during operation. Specifically, ECCs detect and correct single bit errors. Hence, single bit errors can be tolerated. Our BTI detection scheme can determine when and if a second bit error is likely to occur. If a second bit error is likely, then the SRAM can be reconfigured to avoid failures. This paper is organized as follows. Section II reviews the commonly used BTI models, and the SRAM cell device degradation is modeled accordingly. In Section III, the effect of BTI on the performances of an SRAM cell and the memory access time is analyzed. In Section IV, the problems associated with trying to monitor the strength of the pMOS and nMOS devices in the latch of an SRAM cell are discussed. A cell state for testability of NBTI and PBTI is proposed. In Section V, our monitoring scheme is presented. In Section VI, the method is verified with silicon data from an SRAM test chip, and Section VII concludes this paper with a summary.
II. SRAM STABILITY UNDER STATISTICAL BTI
It is important to understand the physical phenomenon underlying the device parameter shifts due to stress. The two commonly used models, which explain the physical phenomenon leading to device degradation due to BTI, are the reaction-diffusion (R-D) model [10] - [13] and the random telegraph noise (RTN) model [14] , [15] . Both models are covered in detail in the literature. For this paper, we have used the R-D model as a reference because of the wider availability of data in the literature and since recent work proves its validity for state-of-the-art processes [16] .
BTI is most detrimental to SRAM cells when there is little or no activity. Under these conditions, some of the cell devices are under constant dc stress, which, unlike ac stress, does not allow the device any recovery period. Lifetime differences of up to 4× have been reported between devices undergoing NBTI degradation due to ac and dc stress [17] . However, even if an SRAM cell undergoes frequent read and write operations, it is likely that the cell will become increasingly skewed with one pMOS degrading more than the other. This leads to impaired noise immunity in these cells. A typical 6T SRAM cell, shown in Fig. 2 , was used for all of our simulations.
Assuming no degradation, the threshold voltages, V t A1,2 , of the access devices in the SRAM cell were modeled with the time-invariant Gaussian distribution
with statistics extracted from a 65-nm industrial process. Access transistors are mostly OFF and, hence, do not experience much degradation. The threshold voltages of the two pMOS (P1 and P2) and two nMOS (D1 and D2) devices in the SRAM cell are affected by aging. Our models for the device threshold voltages consist of three parts and are time-dependent as follows:
and
In (2) and (3), the device threshold voltage degradation due to BTI at time t, V t deg1 (t) and V t deg2 (t), is modeled using the R-D model or the RTN model. An SRAM cell has two complementary pMOS and nMOS devices. When one is undergoing degradation, the other is recovering and vice versa. If the duty cycle for one device is α, then the duty cycle for the other device is 1 − α.
correspond to the random variation in the amount of degradation due to BTI for identical transistors operating under the same conditions.
The distributions of time zero V th variations and variations in BTI degradation under identical conditions are assumed to be uncorrelated. The statistics of V tdv (m d , σ d ), estimated in [18] , were used in this paper.
III. SRAM PERFORMANCE CHARACTERISTICS UNDER STATISTICAL BTI
SRAMs are characterized with several performance metrics. These include the read and retention static noise margins (SNMs), write margin, access time, and the minimum operating voltage V dd-min . The SNMs are defined as the minimum dc noise voltage necessary to change the state of an SRAM cell. The read SNM is measured with the access transistors turned ON, while the access transistors are OFF for the retention SNM. The write margin is the minimum voltage needed to flip the state of the cell, with the access transistors turned ON. Finally, access time is the time to perform a read operation. Together these margins define the functionality of the memory cell. They generally degrade as voltage is reduced.
The minimum operating voltage is a function of all these performance margins and process variations. To determine the minimum operating voltage, V dd-min , we note that the desired SRAM yield and SRAM size determine the required probability of cell failure, P fail , as noted with (A.5) and (A.7) in the Appendix. In other words, a specification on yield translates to a specification on P fail . V dd-min is determined so that P fail is smaller than this specification.
All of the performance margins, combined with process variations, determine P fail for any supply voltage, V dd . P fail is evaluated with Monte Carlo sampling at the worst case process/voltage/temperature (PVT) corner, where random samples are generated and each performance margin is evaluated for each sample. All the SNMs were calculated by fitting squares between the voltage transfer curves for the inverters in the SRAM latch and by observing the diagonal length of the smaller of the two squares.
Usually, at any value of V dd , one performance margin dominates. As a result, P fail is calculated for each margin separately. Hence, for each value of V dd , the mean and standard deviation of each performance margin is calculated through Monte Carlo sampling. Then, the statistics of each functional margin are assumed to be normally distributed. Using the normal approximation, P fail is calculated from the cumulative normal distribution beyond the specification, X spec , on the appropriate functional margin.
Using the device threshold voltage models described in Section II, simulations were done to investigate the effect of BTI on SRAM performances. The state probability for each cell was generated using a uniform distribution. Therefore, some cells experience less switching activity and, hence, increased degradation, while others undergo frequent recovery cycles. The corresponding V th degradation and recovery cycles can then be calculated with either the R-D model or the RTN model. BTI impacts both the mean and standard deviation of each margin for each value of V dd .
As will be shown, BTI causes degradation in one of the above-mentioned margins over long periods of time, hence affecting the product yield. nMOS and pMOS degradation do not cancel each other out. In Fig. 2 , if P2 undergoes substantially more NBTI degradation as compared with P1, due to the nature of the design of the bitcell, D1 will undergo more PBTI degradation.
A. SRAM V dd-min Degradation With NBTI
It has previously been shown that read SNMs degrade with increasing NBTI degradation, while the writability of cells improves [5] . Access time is known to be fairly independent of the bitcell pMOS devices. Fig. 3 shows the statistical P fail simulation results for the read stability margin, write margin, and access time versus the operating voltage. P fail captures the shift in the average value of each margin, as well as the increase in variation in each margin. As shown in Fig. 3 , the read noise margin is significantly impacted by NBTI, with write slightly improving and access time remaining unchanged. It can be seen that for the same operating voltage, V dd , the probability of cell failure increases as NBTI increases with time. This directly impacts chip yield with operating time. For smaller specifications on P fail , V dd-min is limited by the read SNM, while for larger specifications on P fail , V dd-min could be initially limited by the access time and later by the read SNM. With time, some cells will fail to meet the required performance criteria for errorfree operation, and hence should be replaced by redundant cells using memory reconfiguration. Fig. 4 shows the V dd-min for the read margin, write margin, and access time with increasing NBTI. As shown in Fig. 4 , read stability is most strongly impacted by NBTI. Both the write margin and access time are relatively unaffected by NBTI, with write margin showing a slight improvement with the weakening of the pMOS devices.
Since the performances of an SRAM cell are dependent on the threshold voltages of all devices, determining the pMOS threshold voltages can be thought of as an increase in the certainty of an event dependent on several random variables by the fixing of two of the random variables. To fully appreciate the impact of shifts in pMOS threshold voltages, we need to find the performances of an SRAM cell as a function of all the involved parameters, including the pMOS threshold voltages. Because the read SNM is the limiting performance for our design, we have derived an analytical expression for the read SNM, in a manner similar to [19] , as a function of all random threshold voltages in the SRAM cell. Fig. 5 shows the SNM distribution versus the pMOS threshold voltage. This result shows that if we can measure the threshold voltages of the pMOS devices, we can estimate the probability of unstable read operations and, hence, the number of faulty cells.
B. SRAM V dd-min Degradation With PBTI
Unlike NBTI, PBTI affects all three cell performance margins: 1) read; 2) write; and 3) access time. All three are known to degrade with time as the cell nMOS devices weaken with time. Fig. 6 shows the statistical P fail simulation results for the read stability margin, write margin, and access time versus operating voltage and the effect of PBTI. It can be seen that V dd-min is limited by either the access time or the read SNM, and both degrade with PBTI. Fig. 7 shows the V dd-min for the read margin, write margin, and access time with increasing PBTI. As shown, both read stability and access time are strongly impacted by PBTI. Write margin is relatively unaffected by PBTI, although it does slightly degrade, unlike NBTI, which improves the write margin with time. Fig. 8 shows that the critical margins for PBTI, read SNM and access time, are sensitive to the threshold voltage of the latch nMOS devices. 
IV. SRAM CELL STATE FOR TESTABILITY
Detecting SRAM margin shifts due to BTI involves sensing SRAM cell degradation as well as access logic path degradation. In this section, we discuss different SRAM states for testability and the detection of degradation in logic.
A. Detection of Worn Out SRAM Cells
Detection of NBTI in the SRAM cell involves sensing the cell pMOS strength. The design of an SRAM cell makes it difficult to detect pMOS weakening during normal device operations. The pull-up pMOS devices are the weakest of the three types of devices in the cell, i.e., weaker than the pulldown and access nMOS transistors.
Consider a write operation. A write operation involves discharging the node storing 1 to a voltage well below the tripping point of the inverter. For a short interval of time, the current on the bitline is dominated by the pMOS current. But as the node discharges, the feed-forward effect of the latch turns OFF the pMOS and turns ON the nMOS, causing the rest of the discharge to flow through the nMOS device. The detection of pMOS drive current in such a short time period is challenging.
The read operation, on the other hand, does not involve the pMOS current, since a read involves a discharge of the bitline through the access and the pull-down device. Our proposed state for an SRAM cell for testability under NBTI degradation is shown in Fig. 9 [20] . Writability of a cell ensures that the output nodes of the two inverters forming the latch can be brought close to zero, while keeping their inputs also at zero. As shown in Fig. 9 , to put a cell in this state, both bitlines are forced to ground. Fig. 10 shows the simulation results for the change in cell output currents I 1 and I 2 with varying nMOS access and pull-up pMOS device threshold voltages for the cell state shown in Fig. 9 , in the presence of process variations. Simulation results confirm that the output currents in our proposed test state for an SRAM cell are relatively insensitive to variations in the nMOS devices in the cell, but are a strong indicator of the state of the pMOS devices in the cell.
Combining the result in Fig. 10 , linking leakage current to the pMOS threshold voltage, with Fig. 5 , which links the pMOS threshold voltage to failure of the read SNM, we see that a limit can be set on test current that separates cells with acceptable and unacceptable values for read SNM. Because read SNM is the limiting performance for NBTI, it becomes possible to use the test current to distinguish good and faulty SRAM cells. Moreover, weak cells or cells, which are error free but can easily result in errors in the near future, due to BTI, can also be identified by measuring the test current. In other words, the SNM specification sets the limit on threshold voltage, as shown in Fig. 5 . This limit on threshold voltage translates to a limit on the test current in Fig. 10 .
Detection of PBTI is simpler since a read operation is directly dependent on the nMOS pull-down strength. Hence, the read current can be directly used as the PBTI sensing current. The cell PBTI state for testability is simply the read operation, as shown in Fig. 11. Fig. 12 shows the sensitivity of the test current to the nMOS threshold voltage.
As with NBTI, PBTI causes cell failures when the read SNM or the access time fall below the specification limits. Fig. 12 shows that the test current is a function of the nMOS threshold voltage. Hence, we combine the test current in Fig. 12 with the worst case of the read SNM and access time to define a limit on the test current that indicates when the cell performances fail due to PBTI. In other words, the specifications, in combination with Fig. 8 , determine the limit on the maximum threshold voltage. Then, Fig. 12 determines the minimum test current limit.
B. Detection of Wearout in Data Paths
For monitoring the BTI degradation in a data path, we implement the data path ring oscillator (DPRO) concept from [21] . According to the DPRO scheme, any complex data path can be made to oscillate by complimenting the input depending on the data path output. As an example, consider a multiple input (X 1 , X 2 , X 3 , . . . , X m ) and multiple output ( f 1 , f 2 , f 3 , . . . , f n ) data path. Let us assume that one of the output functions of this data path ( f x ) is to be monitored for wearout. The output f x might be a function of multiple inputs and, therefore, could be 1 or 0 depending on the values at the inputs. Let us set S 1 be a set of input values that gives logic 1 at the output f x and let S 0 be a set of inputs which gives a logic 0 as follows:
where
If we eliminate the inputs that have the same value in both sets S 1 and S 0 , we are left with the inputs that toggle the function f x and that can make the data path oscillate. The frequency of oscillation is a direct measure of the data path delay and, hence, BTI degradation. This frequency can identify all paths that will fail timing specifications in the near future.
Since complex data paths consist of multiple branches, how the overall data path delay changes with time is also a function of how the branches interact with each other. For a memory system, the logic delay paths can be simple gate delay-based data paths, such as the address decoder, or can be the far more complex wordline (WL)-to-sense amp delay which is a function of the clock-to-WL delay, clock-to-sense amp delay, and typically might also include a PVT tracking scheme. This paper focuses on the decoding logic of the memory system, where the worst case delay is always expected to increase with time as devices slow down.
Since the DPRO measures delay directly, it is not necessary to link delay to a specific degradation amount due to BTI that causes failure. Instead, the oscillation frequency identifies the paths that fail timing requirements or will fail timing requirements in the near future. Fig. 13 shows the structure of an array-based memory system. A few modifications were made to the read/write and the decoding circuitry. An extra register file may also be included for temporary storage of bits for the cells being tested, since the NBTI testing process is destructive in terms of the data stored. This register can be avoided if testing is done at startup. The placement of the design for testability (DFT) circuitry is also shown in Fig. 13 . Absolutely, no modifications were made to the memory array itself. Therefore, the compactness of the array is not compromised in any way.
V. MONITORING BTI DEGRADATION IN SRAM CELLS
Each column has separate DFT circuitry. All columns are tested simultaneously for each word. This means that there are multiple digital readout blocks, one per column. To complete the test of all cells, the DFT circuitry must step through all word addresses. The array enters test mode (TM) once the control signal TE is asserted. This deactivates the periodic precharging of the array through TEi, causing the bitline capacitances (Bit-Cap) to float. The appropriate column is selected by the decoder control signals (S0 in Fig. 14) , while the WL of the appropriate row is asserted high.
A. SRAM Cell NBTI Testing
TM for NBTI is a pseudowrite process. Therefore, the control signal WE is asserted and the array enters write mode. In a normal write operation, the two bitlines of a column are driven to opposite values. Due to the modifications to the write circuitry, in TM, both bitlines are grounded through TEi, and this forces the internal nodes of the cell being tested to ground, as shown in Fig. 9 .
Once the bitlines are pulled down, the voltage sensing circuit kicks in and TEi is disabled, floating the bitlines, by disconnecting WE. The bitlines are then charged through the NBTI test current. The cell starts sourcing current through the bitlines, BL1 and BL2. This current is a function of the pMOS threshold voltages, and consequently can be used to monitor pMOS V th degradation.
Once the bitline voltage exceeds a certain value during charge-up, TEi is again enabled, forcing the bitline to ground. Hence, the system starts to oscillate, with the frequency of oscillation being a function of the cell pMOS strength. With time, as the pMOS devices in the cells degrade due to NBTI, the source current of the cells through the bitlines, in TM, weakens, and the oscillating frequency degrades. The DFT circuitry senses this degradation, thereby allowing the monitoring of NBTI degradation in the cell. The frequency of oscillation of TEi can be read as a direct representative of SRAM pMOS strength. An example simulation of the oscillation on the bitline is shown in Fig. 15 . It can be seen in Fig. 15 that the bitline voltage falls below a threshold level periodically. This bitline voltage generates a pulse on TEi. The pulse grounds the bitlines and grounds TEi. Hence, a pulse on TEi is generated whenever a bitline voltage falls below the fixed threshold. The TEi signal is input into a frequency divider that produces an output signal that changes state on each rising edge of TEi. TEi_fd in Fig. 15 is the frequency divided version of TEi.
Note that the voltage level sensor can be an inverter for single-ended sensing. An alternative implementation would be a differential scheme, where both bitline and bitline bar levels are sensed and a decision is based on the worst case, as shown in Fig. 14 . In this case, the voltage sensor is a NOR gate.
This indirect method of current sensing helps to isolate the test circuitry from the rest of the array during normal operations, ensuring that the memory system is virtually unaffected during normal operations.
As mentioned in Section IV, the SNM specification is linked to the bitline current. A specification on SNM translates to a specification on the bitline test current. The bitline test current determines the time to discharge the floating bitline, and hence determines the oscillation frequency. Therefore, the SNM specification determines the minimum limit on oscillation frequency. This limit is a function of the V dd-min specification, as shown in Fig. 3 . Increasing V dd-min allows some failing cells to operate. Fig. 16 shows the DFT block. It includes a frequency digitizer block [22] . The TEi pulses generate an oscillating signal that switches on rising edges of TEi. A counter determines its frequency. The digitized output can be read out as a delay, frequency, or voltage.
B. SRAM Cell PBTI Testing
Similar to NBTI testing, the array enters TM once the control signal TE is asserted. However, the PBTI test is a pseudo read operation. Hence, the write-path is disabled by disabling the WE signal. TE deactivates the periodic precharging of the array through TEi, causing the Bit-Cap to float. Similar to the NBTI test, the appropriate column is selected by the decoder control signals, while the WL of the appropriate row is asserted high. As the cell enters the read state, the SRAM cell starts sinking read current, which is also the PBTI test current. This causes one of the bitlines to gradually discharge. The voltage level sensor activates once the bitline discharges below a certain level. Once the bitline discharges, TEi enables the precharge circuitry, charging up the bitlines, and deactivating the voltage level sensor. For the voltage sensor, in the differential implementation, the NOR logic needs to be replaced by NAND logic in Fig. 14 . This deactivates TEi, causing the cell to enter the PBTI test state again. Hence, the system starts oscillating with a frequency of oscillation of TEi that is a function of the nMOS pull-down strength of the SRAM cell. A simulation result is shown in Fig. 17 .
Whenever one of the bitlines discharges, a pulse is generated that precharges the bitlines. Hence, TEi generates the precharge pulses, as shown in Fig. 17 . The frequency divider generates an oscillating signal, TEi_fd, which switches on each rising edge of TEi.
C. Access Time Test for BTI
It is well known that BTI creates increased delays in logic [23] . Consequently, BTI in the SRAM peripheral logic impacts SRAM performances, especially the access time.
The access time test for BTI is similar to the PBTI test for the SRAM cell. However, it includes the WL-decode logic path in addition to the SRAM cell. For the PBTI access time test, TM_Acc is asserted along with TE. Due to the TM_Acc assertion, the WL decode logic is controlled by TEi, as shown in Fig. 14. Since this is a PBTI test, WE is deactivated. Once TE is asserted, the cell enters a pseudo read case similar to the cell PBTI test. However, unlike the cell PBTI test, the WL is not active by default. The bitlines are precharged, activating the voltage level sensor, which causes the bitline to float. TEi also activates the WL decoder, eventually causing the selected WL to activate. This starts the discharge of the bitline due to the read current. Once the bitline discharges to a certain level, the voltage level sensor disables the WL and enables the bitline precharge. Again, the system oscillates.
Unlike the cell PBTI test, the WL logic delay is included in the total system delay in TM. In this mode, any BTI degradation in the logic path is included in the bitline discharge slow-down due to PBTI, and this captures the complete access time degradation due to BTI. If all addresses are tested, then full coverage of all BTI degradation in the decoder logic is ensured. TEi is a sequence of pulses, where a pulse is generated whenever a bitline falls below a fixed level. TEi is input into the frequency divider to produce the oscillating signal, TEi_fd. The simulation results are shown in Fig. 18 .
The sense-amplifier to data-out can also be covered by the same concept, although this is not a part of the test chip.
VI. EXPERIMENTAL RESULTS
A test chip was implemented to verify the effectiveness of the BTI monitoring scheme presented. The BTI monitoring tests proposed were tested with the chip to verify the methodology in silicon.
The test chip was implemented with IBM 130-nm CMOS technology which is mainly intended for RF and analog mixedsignal applications. This is a twin well CMOS technology with a non-epi p-substrate with shallow trench isolation. The test chip was implemented using three thin, two thick, and three RF metal layers.
The SRAM macro was implemented in a 64-kB configuration with 8k words and a mux-4 column implementation. An overview of the memory module is shown in Fig. 19 .
For accelerated stress testing, the die was heated up to 90°C, with 1.5× nominal supply voltage. At 1.5× nominal supply voltage stress, BTI is expected to be the dominant wearout mechanism [24] . Readings were taken at intervals of a few hours over a course of ∼24 h. Testing was done to replicate dc stress conditions. The size of the macro was intended to be large enough to provide sufficient statistical data to quantify the results. The bitline charge-up and discharge delays were converted into a frequency on-chip to enable direct read out. With increasing pMOS degradation, the bitline charge-up delay increases, and hence, the output frequency decreases, as shown in Fig. 20 . Similarly, the output frequency during the PBTI test and the access time test also degrade with increasing wearout.
The data were collected across multiple SRAM cells. Hence, the process variation causes a significant portion of the total frequency variation. The initial spread in oscillation frequency is because of process variations. As the degradation increases, BTI starts to dominate the frequency spread, as shown in Fig. 20 . The output can be used to monitor degradation in any SRAM bitcell in the memory system, given actual shift data with system use.
Note that failing bitcells are very far from nominal. It is these cells in the tails of the distribution that fail first and which must be replaced with redundant bits. Hence, the measured oscillation frequency for failing bits is substantially below the mean. Our data were found to be approximately normally distributed, and we did not find any evidence suggesting a different trend for cells in the tails of the distribution.
The proposed scheme does not modify the internal SRAM structure and relies on manipulating the available control signals to monitor BTI degradation. The additional circuitry required for the self-test includes the bitline voltage level sensor and the digitizer block. The voltage sensor can be integrated with the sense-amplifier block by making use of any empty space.
The digitizer is placed externally and does not scale with the memory size. Hence, the area overhead basically includes the digitizer block, which is negligible compared with large memory systems.
To get an estimate of the area overhead with respect to the memory system size, we make the following assumptions. The size of the bitline voltage sensor is approximately the same as one SRAM cell. For a memory with 64-bit IO, there are 64 bitline voltage sensors attached to the sense amplifiers. The bitline voltage sensors are connected to the digitizer block through a multiplexer. The digitizer block, which contains a delay chain and logic, is approximately the size of 500 cells. For a memory with 64-bit IO, where we need 64 bitline voltage sensors and have 70% array efficiency (total SRAM cell area/total memory area), the area overhead is 0.08% for a 512-kb memory system and 0.04% for a 1-Mb memory system.
Since internal memory circuit operations during TM are similar to normal operations, the cost in terms of power can be considered comparable with a few cycles of normal memory operations. In addition, since the test is performed infrequently, the over-all power cost of the BTI test process can be considered to be negligible. During normal operations, the DFT block can be powered OFF using a power switch. Since the TM is not performance critical, the power switch can be a high Vt device to ensure negligible leakage during normal operations.
Since BTI degradation is a gradual process and occurs over years of operation, the BTI system test needs to be performed a few times a year at most.
VII. CONCLUSION
A scheme for on-chip monitoring of BTI degradation in SRAM cells has been proposed. It has been shown that the gradual weakening of both the pMOS and nMOS devices in an SRAM cell can be monitored. Therefore, errors due to reduced noise immunity due to BTI can be avoided through the use of redundancy and memory reconfiguration.
Unlike conventional built-in self-test schemes, the proposed method also allows for the identification of weak cells that are likely to fail in the near future.
APPENDIX SRAM YIELD WITH ERROR CORRECTING CODES AND REDUNDANCY
In this section, we link the failure rate of a single bit of the SRAM, P fail , to the yield of the SRAM, i.e., Y SRAM = 1 − P SRAM , where P SRAM is the probability of failure of the SRAM. The relationship between failures of single bits and failure of the SRAM is modeled with the binomial distribution. For a word containing N bits, the probability of failure of a word, P word , is
The yield of the SRAM is a function of its size, N bit , that is
Note that Through a Taylor series approximation when P fail is small
ECCs can correct a single bit in a WL. A typical strategy is to add seven redundant bits to detect and correct a single bit with BCH codes [25] , [26] . For a word containing N bits, the probability of failure of a word, P word , is
Combining (A.6) with (A.3) and through a Taylor series approximation when P fail is small
Clearly, ECCs substantially improve the yield, but as the failure rate increases, ECCs cannot prevent failure of the array. In order to enhance yield, it is common to add redundant columns and rows in an array. For an example, let us consider the case where we have M redundant WLs. Then, the yield of the SRAM is
(A.8) Fig. 21 shows the impact of adding up to ten redundant columns on the yield of the SRAM. It can be seen that as the failure rate degrades, redundancy and reconfiguration in the field can improve the yield.
